Senior Packaging Engineer, PPO-Sensing Group
Santa Clara Valley (Cupertino),California,United States
Hardware
10+ years of semiconductor packaging/assembly experience.
In-depth knowledge in the area of MEMS sensor packaging technologies, and MEMS chip-to-package interactions. Know how to leverage package knowledge to de-risk sensor performance degradations.
Familiar with assembly substrate design rules and package/module design rules and be smart about challenging design rules and advance design rules.
Expert level knowledge in assembly steps: wafer thinning, wafer dicing, die attach (including flip chip and multi-die stacking), wirebond, encapsulation and underfill, singulation and wafer level packaging processes.
Working level knowledge in wafer bumping, RDL, and TSV.
Strong materials science and engineering knowledge and failure analysis (FA) capability related to assembly chip-packaging interactions and reliability failures.
Proficient in applying DOE vs. Hypothesis tool for root cause analysis.
Be able to conduct independent research to understand the industry landscape on relevant technologies.
Knowledge of advanced packaging is a plus.
Strong interpersonal skills and open-minded to work with cross functional teams, and apply technical influences.
Excellent written and verbal communication skills.
Present ideas, design concepts, data and plan with high confidence at team meetings and executive review meetings.
Have passion in semiconductor packaging technology, self motivated, can go deep, and be able to deliver under minimal supervision.
Proven track record to work with OSAT to bring up a product from conceptual to MP stage.
Drive MEMS and sensors roadmap in optimized performance with package architecture, novel packaging materials, and system integration.
Previous knowledge in magnetometer (TMR/GMR/Hall Effect) packaging is a plus.
Description
Define new package special characteristics based on unique system level performance, cost, and footprint requirements. Own package design function including conceptual and layout approval. Use FMEA to define risk items and mitigations. Use Major Issue List to initiate, track and direct OSAT’s development activities. Develop a scale-able assembly process from design phase, which includes but not limited to, the initial proof of concept demo, novel process, equipment and materials development, process control plan, IQC and OQC, yield analysis and enhancement. Establish and transfer POR (process of record) to Operation Team on time before ramp-up. Interface and coordinate with other team members to meet product development/ramp schedule. Package/module signoff at various milestone stages. Define packaging roadmap based on long term packaged product requirements. Manage suppliers’ R&D activities.
Education & Experience
M.S or Ph.D. in Mechanical Engineering, Physics, Materials Science or similar disciplines.
Additional Requirements
Apple Footer
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant at https://www.eeoc.gov/sites/default/files/migratedfiles/employers/eeocselfprintposter.pdf (Opens in a new window) at https://www.eeoc.gov/sites/default/files/migratedfiles/employers/eeocselfprintposter.pdf .
Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. United States Department of Labor. at https://www.dol.gov/agencies/ofccp/executive-order-11246 Learn more at https://www.dol.gov/agencies/ofccp/executive-order-11246 (Opens in a new window) at https://www.dol.gov/agencies/ofccp/executive-order-11246 .
Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf guidelines at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf (opens in a new window) at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf applicable in your area.
Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program at https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf (Opens in a new window) at https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf .
Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy at https://www.apple.com/jobs/us/accommodationdrugfree.html Learn more at https://www.apple.com/jobs/us/accommodationdrugfree.html (Opens in a new window) at https://www.apple.com/jobs/us/accommodation_drugfree.html .